A VLSI data path implementation for the SPUR (Symbolic Processing Using RISC's) processor is presented. There are many tradeoffs to be considered in the design of a microprocessor data path. Often, these tradeoffs are interrelated and thus increase the complexity of the design. This report focuses on the design of the CMOS data path with the tradeoffs considered throughout the implementation of the data path for the SPUR CPU.
Title
Data Path Design Considerations for a High Performance VLSI Multiprocessor
Published
1986-11-17
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
CSD-87-318
Type
Text
Extent
70 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
