Our project, Next Generation Memory Interfaces, aims to develop a physical interface for the latest memory standard, DDR4 SDRAM (Double Data Rate 4th generation, Synchronous Dynamic Random Access Memory). This report focuses on timing block of physical interface. The relationship between Clock signal and Data signal is important in high speed systems. The data is only sampled at the edges of Clock signal. In order to capture the data correctly, the Clock signal must be well aligned with Data signal. In DDR4, the Delay Locked Loop (DLL) is used to fix the timing variations caused by process, voltage, and temperature (PVT). The delay line is one of the most important parts of DLL. It consists of a group of delay cells. This report introduces the design of the delay line using Cadence Virtuoso.
Title
Next Generation Memory Interfaces
Published
2015-05-14
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
EECS-2015-95
Type
Text
Extent
43 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
