A novel receiver architecture is proposed in this work, where a high performance analog-to-digital converter is tightly integrated within the RF circuit. In the proposed architecture, a signal at a radio frequency is directly converted to digital domain using a down-converting sigma-delta (SD) modulator. An SD A/D converter is well-suited for an RF receiver. First, it minimizes aliasing due to the high sampling-rate. Second, it enables high-resolution conversion of the desired signal with low-resolution components. A direct-conversion to DC architecture greatly simplifies frequency planning of this flexible receiver, as it eliminates problems related to image frequency bands.
A circuit prototype demonstrating the proposed concept has been designed, fabricated and measured. The test-chip prototype is able to maintain an SNR of greater than +59dB across a 4-MHz bandwidth with a programmable center frequency of 400MHz to 1.7GHz. As illustrated in this work, the tight integration of the SD modulator within the RF receiver also enables the receiver to achieve a very good linearity. An IIP3 of +19dBm and an out-of-band 3-dB desensitization level of +6dBm is measured in this test-chip prototype.