Go to main content

PDF

Description

SCORE (Stream Computation Organized for Reconfigurable Execution) is a computation and programming model designed to exploit dynamically reconfigurable hardware transparently using compiler and operating system support. SCORE targets a hardware environment featuring a conventional microprocessor and a reconfigurable coprocessor (e.g. FPGA). The compute model is a process network variant, inspired by dynamic data-flow and Petri nets. Programming in SCORE is done using a combination of C++ and a custom language, TDF. This document describes the computational model, languages, and programming disciplines of SCORE.

Details

Title
Programming SCORE
Creator
Caspi, Eylon, Author
EECS Department, University of California, Publisher
Published
2005-12-16
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
EECS-2005-25
Type
Text
Format
technical reports
Extent
25 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
Collection

Files

Statistics

from
to
Export
Download Full History
Download
Formats
Format
BibTeX
MARCXML
TextMARC
MARC
DublinCore
EndNote
NLM
RefWorks
RIS
Add to Basket