The trend, as technology advances, is for VLSI implementations of computer systems to use increasingly wider busses and faster clock rates. This report illustrates how the trend affects integrated circuit design in the areas of power and ground design, and output pads. The first section of the report discusses the circuit design issues of inductance effects, CMOS noise margins, clean and dirty supply lines, pad loading and delay, process variation effects, and pad driver design approaches. The second section is an in depth description of the technique used and results obtained for inductance characterization of pin grid arrays. Following that is a section discussing design issues for input and output pad cells, along with a description of the pad cells developed for the Berkeley SPUR project.
Title
Power and Ground Requirements for a High-speed 32 Bit Computer Chip Set
Published
1985-08-12
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
CSD-86-253
Type
Text
Extent
89 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
