PDF

Description

Models for predicting interconnect and intermeta1lic contact reliability under arbitrary current waveforms have been developed [1-3]. These models are incorporated in the Circuit Electromigration Simulator module in BErkeley Reliability Tool (BERT). The simulator can (1) generate layout advisory for width and length of each interconnect, the safety factor of each contact and via in a circuit to meet user-specified reliability requirements and (2) estimate the overall circuit electromigration failure rate and/or cumulative failure percent of a layout design.

Details

Title
BERT--Circuit Electromigration Simulator
Creator
Computer Science Division, Publisher
Hu, C., Author
Liew, B.K., Author
Fang, P., Author
Published
1990-01-01
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
ERL-90-3
Type
Text
Format
technical reports
Extent
68 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
Collection

Files

Statistics

from
to
Export
Download Full History