Description
:wq
Details
Title
Formal Verification of Timing Constrained Finite-State Systems
Creator
Computer Science Division, Publisher
Sangiovanni-Vincentelli, Alberto L., Author
Balarin, Felice, Author
Sangiovanni-Vincentelli, Alberto L., Author
Balarin, Felice, Author
Published
1992-01-01
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
ERL-92-8
Type
Text
Format
technical reports
Extent
36 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
Collection