We analyze what is needed to design a low voltage high current tunneling field effect transistor (TFET). We consider the potential performance of changing the thickness of the tunneling barrier as well band edge energy filtering to achieve a steep turn on. We also consider the impact of dimensionality or shape on the turn on characteristics. Finally, we consider the gate efficiency of different TFET geometries.
Title
Designing a Low Voltage, High Current Tunneling Transistor
Published
2013-12-31
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
EECS-2013-250
Type
Text
Extent
27 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).