In today's systems, the interconnection network which enables communication among multiple discrete processing cores frequently becomes the performance bottleneck. Our project seeks to improve upon this interconnect with the goal of better overall system performance. Specifically, our project focuses on creating a high-radix router to reduce network latency. This report describes our industry analysis, recommended business strategies, and technical work in conducting a design space exploration for high-radix routers with up to 64 ports. We set up a Synopsys-based tool flow and ran multiple designs through place-and-route to collect statistics for different configurations. We also replaced a flip-flop based register file with SRAM's to achieve around 15% area improvement with about 10% power, while having minimal impact upon critical path.
Title
Petabit Switch-Fabric Design
Published
2015-05-14
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
EECS-2015-88
Type
Text
Extent
41 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
