We explore the possibility of reducing energy consumed by on-chip buses via stateful and stateless coding techniques. We explore the design of a number of simple coding schemes and simulate them using a modified SimpleScalar simulator and SPEC benchmarks. We show an average of 36% savings in transitions on internal buses such as the reorder buffer and register file. To quantify actual power savings, we design a simple dictionary based encoder/decoder circuit in a 0.13-micron process, extract it as a netlist, and simulate its behavior under SPICE. Utilizing a realistic wire model with repeaters, we show that we can break even at median length scales of less than 11.5mm at 0.13 microns and project a break-even point of 2.7mm for a larger design at 0.07 microns.
Title
Exploiting Prediction to Reduce Power on Buses
Published
2003-11-01
Full Collection Name
Electrical Engineering & Computer Sciences Technical Reports
Other Identifiers
CSD-03-1294
Type
Text
Extent
19 p
Archive
The Engineering Library
Usage Statement
Researchers may make free and open use of the UC Berkeley Library’s digitized public domain materials. However, some materials in our online collections may be protected by U.S. copyright law (Title 17, U.S.C.). Use or reproduction of materials protected by copyright beyond that allowed by fair use (Title 17, U.S.C. § 107) requires permission from the copyright owners. The use or reproduction of some materials may also be restricted by terms of University of California gift or purchase agreements, privacy and publicity rights, or trademark law. Responsibility for determining rights status and permissibility of any use or reproduction rests exclusively with the researcher. To learn more or make inquiries, please see our permissions policies (https://www.lib.berkeley.edu/about/permissions-policies).
